The E Hardware Verification Language

Author : Sasan Iman,Sunita Joshi
Publisher : Springer Science & Business Media
Page : 349 pages
File Size : 55,8 Mb
Release : 2007-05-08
Category : Computers
ISBN : 9781402080241

Get Book

The e Hardware Verification Language by Sasan Iman,Sunita Joshi Pdf

I am glad to see this new book on the e language and on verification. I am especially glad to see a description of the e Reuse Methodology (eRM). The main goal of verification is, after all, finding more bugs quicker using given resources, and verification reuse (module-to-system, old-system-to-new-system etc. ) is a key enabling component. This book offers a fresh approach in teaching the e hardware verification language within the context of coverage driven verification methodology. I hope it will help the reader und- stand the many important and interesting topics surrounding hardware verification. Yoav Hollander Founder and CTO, Verisity Inc. Preface This book provides a detailed coverage of the e hardware verification language (HVL), state of the art verification methodologies, and the use of e HVL as a facilitating verification tool in implementing a state of the art verification environment. It includes comprehensive descriptions of the new concepts introduced by the e language, e language syntax, and its as- ciated semantics. This book also describes the architectural views and requirements of verifi- tion environments (randomly generated environments, coverage driven verification environments, etc. ), verification blocks in the architectural views (i. e. generators, initiators, c- lectors, checkers, monitors, coverage definitions, etc. ) and their implementations using the e HVL. Moreover, the e Reuse Methodology (eRM), the motivation for defining such a gui- line, and step-by-step instructions for building an eRM compliant e Verification Component (eVC) are also discussed.

Author : Peet James
Publisher : Springer Science & Business Media
Page : 241 pages
File Size : 51,7 Mb
Release : 2011-06-28
Category : Technology & Engineering
ISBN : 9781461504733

Get Book

Verification Plans by Peet James Pdf

Verification isjob one in today's modem design process. Statistics tell us that the verification process takes up a majority of the overall work. Chips that come back dead on arrival scream that verification is at fault for not finding the mistakes. How do we ensure success? After an accomplishment, have you ever had someone ask you, "Are you good or are you just lucky?"? Many design projects depend on blind luck in hopes that the chip will work. Other's, just adamantly rely on their own abilities to bring the chip to success. ill either case, how can we tell the difference between being good or lucky? There must be a better way not to fail. Failure. No one likes to fail. ill his book, "The Logic of Failure", Dietrich Domer argues that failure does not just happen. A series of wayward steps leads to disaster. Often these wayward steps are not really logical, decisive steps, but more like default omissions. Anti-planning if you will, an ad-hoc approach to doing something. To not plan then, is to fail.

Author : Mike Mintz,Robert Ekendahl
Publisher : Springer Science & Business Media
Page : 324 pages
File Size : 50,6 Mb
Release : 2007-05-03
Category : Technology & Engineering
ISBN : 9780387717401

Get Book

Hardware Verification with System Verilog by Mike Mintz,Robert Ekendahl Pdf

Verification is increasingly complex, and SystemVerilog is one of the languages that the verification community is turning to. However, no language by itself can guarantee success without proper techniques. Object-oriented programming (OOP), with its focus on managing complexity, is ideally suited to this task. With this handbook—the first to focus on applying OOP to SystemVerilog—we’ll show how to manage complexity by using layers of abstraction and base classes. By adapting these techniques, you will write more "reasonable" code, and build efficient and reusable verification components. Both a learning tool and a reference, this handbook contains hundreds of real-world code snippets and three professional verification-system examples. You can copy and paste from these examples, which are all based on an open-source, vendor-neutral framework (with code freely available at www.trusster.com). Learn about OOP techniques such as these: Creating classes—code interfaces, factory functions, reuse Connecting classes—pointers, inheritance, channels Using "correct by construction"—strong typing, base classes Packaging it up—singletons, static methods, packages

Author : Samir Palnitkar
Publisher : Prentice Hall Professional
Page : 418 pages
File Size : 45,8 Mb
Release : 2004
Category : Computers
ISBN : 0131413090

Get Book

Design Verification with E by Samir Palnitkar Pdf

As part of the Modern Semiconductor Design series, this book details a broad range of e-based topics including modelling, constraint-driven test generation, functional coverage and assertion checking.

Author : Mike Mintz,Robert Ekendahl
Publisher : Springer Science & Business Media
Page : 351 pages
File Size : 47,8 Mb
Release : 2006-12-11
Category : Technology & Engineering
ISBN : 9780387362540

Get Book

Hardware Verification with C++ by Mike Mintz,Robert Ekendahl Pdf

Describes a small verification library with a concentration on user adaptability such as re-useable components, portable Intellectual Property, and co-verification. Takes a realistic view of reusability and distills lessons learned down to a tool box of techniques and guidelines.

Author : Todd Jeffry Wagner
Publisher : Unknown
Page : 272 pages
File Size : 44,9 Mb
Release : 1977
Category : Computer engineering
ISBN : STANFORD:36105025661476

Get Book

Hardware Verification by Todd Jeffry Wagner Pdf

Methods for detecting logical errors in computer hardware designs using symbolic manipulation instead of digital simulation are discussed. A non-procedural register transfer language is proposed that is suitable for describing how a digital circuit should perform. This language can also be used to describe each of the components used in the design. Transformations are presented which should enable the designer to either prove or disprove that the set of interconnected components correctly satisfy the specifications for the overall system. The problem of detecting timing anomalies such as races, hazards, and oscillations is addressed. Also explored are some interesting relationships between the problems of hardware verification and program verification. Finally, the results of using an existing proof checking program on some digital circuits are presented. Although the theorem proving approach is not very efficient for simple circuits, it becomes increasingly attractive as circuits become more complex. This is because the theorem proving approach can use complicated component specifications without reducing them to the gate level. (Author).

Author : Marc Boulé,Zeljko Zilic
Publisher : Springer Science & Business Media
Page : 289 pages
File Size : 41,8 Mb
Release : 2008-06-01
Category : Technology & Engineering
ISBN : 9781402085864

Get Book

Generating Hardware Assertion Checkers by Marc Boulé,Zeljko Zilic Pdf

Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity. This is the first book that presents an “under-the-hood” view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.

Author : Chris Spear,Greg Tumbush
Publisher : Springer Science & Business Media
Page : 464 pages
File Size : 46,6 Mb
Release : 2012-02-14
Category : Technology & Engineering
ISBN : 9781461407157

Get Book

SystemVerilog for Verification by Chris Spear,Greg Tumbush Pdf

Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals. It contains materials for both the full-time verification engineer and the student learning this valuable skill. In the third edition, authors Chris Spear and Greg Tumbush start with how to verify a design, and then use that context to demonstrate the language features, including the advantages and disadvantages of different styles, allowing readers to choose between alternatives. This textbook contains end-of-chapter exercises designed to enhance students’ understanding of the material. Other features of this revision include: New sections on static variables, print specifiers, and DPI from the 2009 IEEE language standard Descriptions of UVM features such as factories, the test registry, and the configuration database Expanded code samples and explanations Numerous samples that have been tested on the major SystemVerilog simulators SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, Third Edition is suitable for use in a one-semester SystemVerilog course on SystemVerilog at the undergraduate or graduate level. Many of the improvements to this new edition were compiled through feedback provided from hundreds of readers.

Author : Donald Thomas,Philip Moorby
Publisher : Springer Science & Business Media
Page : 395 pages
File Size : 48,6 Mb
Release : 2008-09-11
Category : Technology & Engineering
ISBN : 9780387853444

Get Book

The Verilog® Hardware Description Language by Donald Thomas,Philip Moorby Pdf

XV From the Old to the New xvii Acknowledgments xx| Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment ("

Author : David Robinson
Publisher : Morgan Kaufmann
Page : 264 pages
File Size : 53,5 Mb
Release : 2010-07-28
Category : Computers
ISBN : 0080551556

Get Book

Aspect-Oriented Programming with the e Verification Language by David Robinson Pdf

What’s this AOP thing anyway, really—when you get right down to it—and can someone please explain what an aspect actually is? Aspect-Oriented Programming with the e Verification Language takes a pragmatic, example based, and fun approach to unraveling the mysteries of AOP. In this book, you’ll learn how to: • Use AOP to organize your code in a way that makes it easy to deal with the things you really care about in your verification environments. Forget about organizing by classes, and start organizing by functionality, layers, components, protocols, functional coverage, checking, or anything that you decide is important to you • Easily create flexible code that eases your development burden, and gives your users the power to quickly do what they need to do with your code • Truly create a plug-and-play environment that allows you to add and remove functionality without modifying your code. Examples include how to use AOP to create pluggable debug modules, and a pluggable module that lets you check that your testbench is still working before you begin a regression • Utilize AOP to sidestep those productivity roadblocks that seem to plague all projects at the most inconvenient of times • Discover why “return” is evil, and some other “gotchas” with the AOP features of e All of the methodologies, tips, and techniques described in this book have been developed and tested on real projects, with real people, real schedules and all of the associated problems that come with these. Only the ones that worked, and worked well, have made it in, so by following the advice given in this book, you’ll gain access to the true power of AOP while neatly avoiding the effort of working it all out yourself. • Use AOP to organize your code in a way that makes it easy to deal with the things you really care about in your verification environments. Forget about organizing by classes, and start organizing by functionality, layers, components, protocols, functional coverage, checking, or anything that you decide is important to you • Easily create flexible code that eases your development burden, and gives your users the power to quickly do what they need to do with your code • Truly create a plug-and-play environment that allows you to add and remove functionality without modifying your code. Examples include how to use AOP to create pluggable debug modules, and a pluggable module that lets you check that your testbench is still working before you begin a regression • Utilize AOP to sidestep those productivity roadblocks that seem to plague all projects at the most inconvenient of times • Discover why “return” is evil, and some other “gotchas” with the AOP features of e

Author : Janick Bergeron
Publisher : Springer Science & Business Media
Page : 507 pages
File Size : 47,9 Mb
Release : 2012-12-06
Category : Technology & Engineering
ISBN : 9781461503026

Get Book

Writing Testbenches: Functional Verification of HDL Models by Janick Bergeron Pdf

mental improvements during the same period. What is clearly needed in verification techniques and technology is the equivalent of a synthesis productivity breakthrough. In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys. The state-of-art methodologies described in Writing Test benches will contribute greatly to the much-needed equivalent of a synthesis breakthrough in verification productivity. I not only highly recommend this book, but also I think it should be required reading by anyone involved in design and verification of today's ASIC, SoCs and systems. Harry Foster Chief Architect Verplex Systems, Inc. xviii Writing Testbenches: Functional Verification of HDL Models PREFACE If you survey hardware design groups, you will learn that between 60% and 80% of their effort is now dedicated to verification.

Author : Chris Spear
Publisher : Springer Science & Business Media
Page : 302 pages
File Size : 45,8 Mb
Release : 2006-09-15
Category : Technology & Engineering
ISBN : 9780387270388

Get Book

SystemVerilog for Verification by Chris Spear Pdf

This book provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The authors explain methodology concepts for constructing testbenches that are modular and reusable. The text includes extensive coverage of the SystemVerilog 3.1a constructs, and reviews SystemVerilog 3.0 topics such as interfaces and data types. Included are detailed explanations of Object Oriented Programming and information on testbenches, multithreaded code, and interfacing to hardware designs.

Author : Andrew Piziali
Publisher : Springer Science & Business Media
Page : 216 pages
File Size : 55,9 Mb
Release : 2007-05-08
Category : Technology & Engineering
ISBN : 9781402080265

Get Book

Functional Verification Coverage Measurement and Analysis by Andrew Piziali Pdf

This book addresses a means of quantitatively assessing functional verification progress. Without this process, design and verification engineers, and their management, are left guessing whether or not they have completed verifying the device they are designing. Using the techniques described in this book, they will learn how to build a toolset which allows them to know how close they are to functional closure. This is the first book to introduce a useful taxonomy for coverage of metric classification. Using this taxonomy, the reader will clearly understand the process of creating an effective coverage model. This book offers a thoughtful and comprehensive treatment of its subject for anybody who is really serious about functional verification.

Author : Ben Cohen,Srinivasan Venkataramanan,Ajeetha Kumari
Publisher : vhdlcohen publishing
Page : 436 pages
File Size : 43,8 Mb
Release : 2004
Category : Computers
ISBN : 0970539460

Get Book

Using PSL/Sugar for Formal and Dynamic Verification by Ben Cohen,Srinivasan Venkataramanan,Ajeetha Kumari Pdf

Author : Leena Singh,Leonard Drucker,Neyaz Khan
Publisher : Springer Science & Business Media
Page : 388 pages
File Size : 49,7 Mb
Release : 2004-06-08
Category : Computers
ISBN : 9781402076725

Get Book

Advanced Verification Techniques by Leena Singh,Leonard Drucker,Neyaz Khan Pdf

"As chip size and complexity continues to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages. Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks." - Stuart Swan