Esd Design Challenges And Strategies In Deeply Scaled Integrated Circuits

Esd Design Challenges And Strategies In Deeply Scaled Integrated Circuits Book in PDF, ePub and Kindle version is available to download in english. Read online anytime anywhere directly from your device. Click on the download button below to get a free pdf file of Esd Design Challenges And Strategies In Deeply Scaled Integrated Circuits book. This book definitely worth reading, it is an incredibly well-written.

ESD Design Challenges and Strategies in Deeply-scaled Integrated Circuits

Shuqing Cao
ESD Design Challenges and Strategies in Deeply scaled Integrated Circuits Book PDF

Author : Shuqing Cao
Publisher : Stanford University
Page : 137 pages
File Size : 51,8 Mb
Release : 2010
Category : Electronic
ISBN : STANFORD:mr612py6371

Get Book

ESD Design Challenges and Strategies in Deeply-scaled Integrated Circuits by Shuqing Cao Pdf

It is the main objective of this work to address the scaling and design challenges of ESD protection in deeply scaled technologies. First, the thesis introduces the on-chip ESD events, the scaling and design challenges, and the nomenclatures necessary for later chapters. The ESD design window and the I/O schematics for both rail clamping and local clamping ESD schemes are illustrated. Then, the thesis delves into the investigation of the input and output driver devices and examines their robustness under ESD. The input driver's oxide breakdown levels are evaluated in deeply scaled technologies. The output driver's trigger and breakdown voltages are improved appreciably by applying circuit and device design techniques. The ESD device sections first discuss rail-based clamping, a widely used protection scheme. Two diode-based devices, namely the gated diode and substrate diode, are investigated in detail with SOI test structures. Characterization is based on DC current-voltage (I-V), Very Fast Transmission Line Pulse (VF-TLP), capacitance, and leakage measurements. Improvements in performance are realized. Technology computer aided design (TCAD) simulations help understand the physical effects and design tradeoffs. Then, the following section focuses on the local clamping scheme. Two devices, the field-effect diode (FED) and the double-well FED (DWFED), are developed and optimized in an SOI technology. Trigger circuits are designed to improve the turn-on speed. The advantages of local clamping is highlighted and compared with the rail-based clamping. The results show that the FED is a suitable option for power clamping applications and the DWFED is most suitable for pad-based local clamping. The thesis presents an ESD protection design methodology, which takes advantage of the results and techniques from pervious chapters and put each element into a useful format. Based on the correlation of package level and in-lab test results, a design process based on CDM target definition and device optimization, discharge path analysis, parasitic minimization, I/O data rate estimation and finally ESD and performance characterization is used sequentially to systematically realize the overall design goals.

ESD Design Challenges and Strategies in Deeply-scaled Integrated Circuits

Cao Shuqing
ESD Design Challenges and Strategies in Deeply scaled Integrated Circuits Book PDF

Author : Cao Shuqing
Publisher : Unknown
Page : 128 pages
File Size : 42,7 Mb
Release : 2010
Category : Electronic
ISBN : OCLC:665143933

Get Book

ESD Design Challenges and Strategies in Deeply-scaled Integrated Circuits by Cao Shuqing Pdf

It is the main objective of this work to address the scaling and design challenges of ESD protection in deeply scaled technologies. First, the thesis introduces the on-chip ESD events, the scaling and design challenges, and the nomenclatures necessary for later chapters. The ESD design window and the I/O schematics for both rail clamping and local clamping ESD schemes are illustrated. Then, the thesis delves into the investigation of the input and output driver devices and examines their robustness under ESD. The input driver's oxide breakdown levels are evaluated in deeply scaled technologies. The output driver's trigger and breakdown voltages are improved appreciably by applying circuit and device design techniques. The ESD device sections first discuss rail-based clamping, a widely used protection scheme. Two diode-based devices, namely the gated diode and substrate diode, are investigated in detail with SOI test structures. Characterization is based on DC current-voltage (I-V), Very Fast Transmission Line Pulse (VF-TLP), capacitance, and leakage measurements. Improvements in performance are realized. Technology computer aided design (TCAD) simulations help understand the physical effects and design tradeoffs. Then, the following section focuses on the local clamping scheme. Two devices, the field-effect diode (FED) and the double-well FED (DWFED), are developed and optimized in an SOI technology. Trigger circuits are designed to improve the turn-on speed. The advantages of local clamping is highlighted and compared with the rail-based clamping. The results show that the FED is a suitable option for power clamping applications and the DWFED is most suitable for pad-based local clamping. The thesis presents an ESD protection design methodology, which takes advantage of the results and techniques from pervious chapters and put each element into a useful format. Based on the correlation of package level and in-lab test results, a design process based on CDM target definition and device optimization, discharge path analysis, parasitic minimization, I/O data rate estimation and finally ESD and performance characterization is used sequentially to systematically realize the overall design goals.

ESD in Silicon Integrated Circuits

E. Ajith Amerasekera,Charvaka Duvvury
ESD in Silicon Integrated Circuits Book PDF

Author : E. Ajith Amerasekera,Charvaka Duvvury
Publisher : John Wiley & Sons
Page : 434 pages
File Size : 51,7 Mb
Release : 2002-05-22
Category : Technology & Engineering
ISBN : UOM:39015054391290

Get Book

ESD in Silicon Integrated Circuits by E. Ajith Amerasekera,Charvaka Duvvury Pdf

* Examines the various methods available for circuit protection, including coverage of the newly developed ESD circuit protection schemes for VLSI circuits. * Provides guidance on the implementation of circuit protection measures. * Includes new sections on ESD design rules, layout approaches, package effects, and circuit concepts. * Reviews the new Charged Device Model (CDM) test method and evaluates design requirements necessary for circuit protection.

ESD Protection Device and Circuit Design for Advanced CMOS Technologies

Oleg Semenov,Hossein Sarbishaei,Manoj Sachdev
ESD Protection Device and Circuit Design for Advanced CMOS Technologies Book PDF

Author : Oleg Semenov,Hossein Sarbishaei,Manoj Sachdev
Publisher : Springer Science & Business Media
Page : 237 pages
File Size : 48,9 Mb
Release : 2008-04-26
Category : Technology & Engineering
ISBN : 9781402083013

Get Book

ESD Protection Device and Circuit Design for Advanced CMOS Technologies by Oleg Semenov,Hossein Sarbishaei,Manoj Sachdev Pdf

ESD Protection Device and Circuit Design for Advanced CMOS Technologies is intended for practicing engineers working in the areas of circuit design, VLSI reliability and testing domains. As the problems associated with ESD failures and yield losses become significant in the modern semiconductor industry, the demand for graduates with a basic knowledge of ESD is also increasing. Today, there is a significant demand to educate the circuits design and reliability teams on ESD issues. This book makes an attempt to address the ESD design and implementation in a systematic manner. A design procedure involving device simulators as well as circuit simulator is employed to optimize device and circuit parameters for optimal ESD as well as circuit performance. This methodology, described in ESD Protection Device and Circuit Design for Advanced CMOS Technologies has resulted in several successful ESD circuit design with excellent silicon results and demonstrates its strengths.

ESD

Steven H. Voldman
ESD Book PDF

Author : Steven H. Voldman
Publisher : John Wiley & Sons
Page : 296 pages
File Size : 40,9 Mb
Release : 2015-01-05
Category : Technology & Engineering
ISBN : 9781118701478

Get Book

ESD by Steven H. Voldman Pdf

A comprehensive and in-depth review of analog circuitlayout, schematic architecture, device, power network and ESDdesign This book will provide a balanced overview of analog circuitdesign layout, analog circuit schematic development,architecture of chips, and ESD design. It will start atan introductory level and will bring the reader right up to thestate-of-the-art. Two critical design aspects for analog and powerintegrated circuits are combined. The first design aspect coversanalog circuit design techniques to achieve the desired circuitperformance. The second and main aspect presents the additionalchallenges associated with the design of adequate and effective ESDprotection elements and schemes. A comprehensive list of practicalapplication examples is used to demonstrate the successfulcombination of both techniques and any potential designtrade-offs. Chapter One looks at analog design discipline, including layoutand analog matching and analog layout design practices. Chapter Twodiscusses analog design with circuits, examining: singletransistor amplifiers; multi-transistor amplifiers; active loadsand more. The third chapter covers analog design layout (alsoMOSFET layout), before Chapters Four and Five discuss analog designsynthesis. The next chapters introduce the reader to analog-digitalmixed signal design synthesis, analog signal pin ESD networks, andanalog ESD power clamps. Chapter Nine, the last chapter, covers ESDdesign in analog applications. Clearly describes analog design fundamentals (circuitfundamentals) as well as outlining the various ESDimplications Covers a large breadth of subjects and technologies, such asCMOS, LDMOS, BCD, SOI, and thick body SOI Establishes an “ESD analog design” discipline thatdistinguishes itself from the alternative ESD digital designfocus Focuses on circuit and circuit design applications Assessible, with the artwork and tutorial style of the ESD bookseries PowerPoint slides are available for university facultymembers Even in the world of digital circuits, analog and power circuitsare two very important but under-addressed topics, especially fromthe ESD aspect. Dr. Voldman’s new book will serve as anessential and practical guide to the greater IC community. Withhigh practical and academic values this book is a“bible” for professionals, graduate students, deviceand circuit designers for investigating the physics of ESD and forproduct designs and testing.

ESD

Steven H. Voldman
ESD Book PDF

Author : Steven H. Voldman
Publisher : John Wiley & Sons
Page : 260 pages
File Size : 53,8 Mb
Release : 2011-04-04
Category : Technology & Engineering
ISBN : 9781119992653

Get Book

ESD by Steven H. Voldman Pdf

Electrostatic discharge (ESD) continues to impact semiconductor components and systems as technologies scale from micro- to nano-electronics. This book studies electrical overstress, ESD, and latchup from a whole-chip ESD design synthesis approach. It provides a clear insight into the integration of ESD protection networks from a generalist perspective, followed by examples in specific technologies, circuits, and chips. Uniquely both the semiconductor chip integration issues and floorplanning of ESD networks are covered from a ‘top-down' design approach. Look inside for extensive coverage on: integration of cores, power bussing, and signal pins in DRAM, SRAM, CMOS image processing chips, microprocessors, analog products, RF components and how the integration influences ESD design and integration architecturing of mixed voltage, mixed signal, to RF design for ESD analysis floorplanning for peripheral and core I/O designs, and the implications on ESD and latchup guard ring integration for both a ‘bottom-up' and ‘top-down' methodology addressing I/O guard rings, ESD guard rings, I/O to I/O, and I/O to core classification of ESD power clamps and ESD signal pin circuitry, and how to make the correct choice for a given semiconductor chip examples of ESD design for the state-of-the-art technologies discussed, including CMOS, BiCMOS, silicon on insulator (SOI), bipolar technology, high voltage CMOS (HVCMOS), RF CMOS, and smart power practical methods for the understanding of ESD circuit power distribution, ground rule development, internal bus distribution, current path analysis, quality metrics ESD: Design and Synthesis is a continuation of the author's series of books on ESD protection. It is an essential reference for: ESD, circuit, and semiconductor engineers; design synthesis team leaders; layout design, characterisation, floorplanning, test and reliability engineers; technicians; and groundrule and test site developers in the manufacturing and design of semiconductor chips. It is also useful for graduate and undergraduate students in electrical engineering, semiconductor sciences, and manufacturing sciences, and on courses involving the design of ESD devices, chips and systems. This book offers a useful insight into the issues that confront modern technology as we enter the nano-electronic era.

On-Chip ESD Protection for Integrated Circuits

Albert Z.H. Wang
On Chip ESD Protection for Integrated Circuits Book PDF

Author : Albert Z.H. Wang
Publisher : Springer Science & Business Media
Page : 310 pages
File Size : 53,9 Mb
Release : 2006-01-03
Category : Technology & Engineering
ISBN : 9780306476181

Get Book

On-Chip ESD Protection for Integrated Circuits by Albert Z.H. Wang Pdf

This comprehensive and insightful book discusses ESD protection circuit design problems from an IC designer's perspective. On-Chip ESD Protection for Integrated Circuits: An IC Design Perspective provides both fundamental and advanced materials needed by a circuit designer for designing ESD protection circuits, including: Testing models and standards adopted by U.S. Department of Defense, EIA/JEDEC, ESD Association, Automotive Electronics Council, International Electrotechnical Commission, etc. ESD failure analysis, protection devices, and protection of sub-circuits Whole-chip ESD protection and ESD-to-circuit interactions Advanced low-parasitic compact ESD protection structures for RF and mixed-signal IC's Mixed-mode ESD simulation-design methodologies for design prediction ESD-to-circuit interactions, and more! Many real world ESD protection circuit design examples are provided. The book can be used as a reference book for working IC designers and as a textbook for students in the IC design field.

ESD

Steven H. Voldman
ESD Book PDF

Author : Steven H. Voldman
Publisher : John Wiley & Sons
Page : 430 pages
File Size : 50,7 Mb
Release : 2004-10-29
Category : Technology & Engineering
ISBN : 0470847530

Get Book

ESD by Steven H. Voldman Pdf

This volume is the first in a series of three books addressing Electrostatic Discharge (ESD) physics, devices, circuits and design across the full range of integrated circuit technologies. ESD Physics and Devices provides a concise treatment of the ESD phenomenon and the physics of devices operating under ESD conditions. Voldman presents an accessible introduction to the field for engineers and researchers requiring a solid grounding in this important area. The book contains advanced CMOS, Silicon On Insulator, Silicon Germanium, and Silicon Germanium Carbon. In addition it also addresses ESD in advanced CMOS with discussions on shallow trench isolation (STI), Copper and Low K materials. Provides a clear understanding of ESD device physics and the fundamentals of ESD phenomena. Analyses the behaviour of semiconductor devices under ESD conditions. Addresses the growing awareness of the problems resulting from ESD phenomena in advanced integrated circuits. Covers ESD testing, failure criteria and scaling theory for CMOS, SOI (silicon on insulator), BiCMOS and BiCMOS SiGe (Silicon Germanium) technologies for the first time. Discusses the design and development implications of ESD in semiconductor technologies. An invaluable reference for EMC non-specialist engineers and researchers working in the fields of IC and transistor design. Also, suitable for researchers and advanced students in the fields of device/circuit modelling and semiconductor reliability.

CMOS Sigma-Delta Converters

Jose M. de la Rosa,Rocio del Rio
CMOS Sigma Delta Converters Book PDF

Author : Jose M. de la Rosa,Rocio del Rio
Publisher : John Wiley & Sons
Page : 463 pages
File Size : 46,8 Mb
Release : 2013-03-13
Category : Technology & Engineering
ISBN : 9781118568439

Get Book

CMOS Sigma-Delta Converters by Jose M. de la Rosa,Rocio del Rio Pdf

A comprehensive overview of Sigma-Delta Analog-to-Digital Converters (ADCs) and a practical guide to their design in nano-scale CMOS for optimal performance. This book presents a systematic and comprehensive compilation of sigma-delta converter operating principles, the new advances in architectures and circuits, design methodologies and practical considerations − going from system-level specifications to silicon integration, packaging and measurements, with emphasis on nanometer CMOS implementation. The book emphasizes practical design issues – from high-level behavioural modelling in MATLAB/SIMULINK, to circuit-level implementation in Cadence Design FrameWork II. As well as being a comprehensive reference to the theory, the book is also unique in that it gives special importance on practical issues, giving a detailed description of the different steps that constitute the whole design flow of sigma-delta ADCs. The book begins with an introductory survey of sigma-delta modulators, their fundamentals architectures and synthesis methods covered in Chapter 1. In Chapter 2, the effect of main circuit error mechanisms is analysed, providing the necessary understanding of the main practical issues affecting the performance of sigma-delta modulators. The knowledge derived from the first two chapters is presented in the book as an essential part of the systematic top-down/bottom-up synthesis methodology of sigma-delta modulators described in Chapter 3, where a time-domain behavioural simulator named SIMSIDES is described and applied to the high-level design and verification of sigma-delta ADCs. Chapter 4 moves farther down from system-level to the circuit and physical level, providing a number of design recommendations and practical recipes to complete the design flow of sigma-delta modulators. To conclude the book, Chapter 5 gives an overview of the state-of-the-art sigma-delta ADCs, which are exhaustively analysed in order to extract practical design guidelines and to identify the incoming trends, design challenges as well as practical solutions proposed by cutting-edge designs. Offers a complete survey of sigma-delta modulator architectures from fundamentals to state-of-the art topologies, considering both switched-capacitor and continuous-time circuit implementations Gives a systematic analysis and practical design guide of sigma-delta modulators, from a top-down/bottom-up perspective, including mathematical models and analytical procedures, behavioural modeling in MATLAB/SIMULINK, macromodeling, and circuit-level implementation in Cadence Design FrameWork II, chip prototyping, and experimental characterization. Systematic compilation of cutting-edge sigma-delta modulators Complete description of SIMSIDES, a time-domain behavioural simulator implemented in MATLAB/SIMULINK Plenty of examples, case studies, and simulation test benches, covering the different stages of the design flow of sigma-delta modulators A number of electronic resources, including SIMSIDES, the statistical data used in the state-of-the-art survey, as well as many design examples and test benches are hosted on a companion website Essential reading for Researchers and electronics engineering practitioners interested in the design of high-performance data converters integrated in nanometer CMOS technologies; mixed-signal designers.

On-Chip Electro-Static Discharge (ESD) Protection for Radio-Frequency Integrated Circuits

Qiang Cui,Juin J. Liou,Jean-Jacques Hajjar,Javier Salcedo,Yuanzhong Zhou,Parthasarathy Srivatsan
On Chip Electro Static Discharge ESD Protection for Radio Frequency Integrated Circuits Book PDF

Author : Qiang Cui,Juin J. Liou,Jean-Jacques Hajjar,Javier Salcedo,Yuanzhong Zhou,Parthasarathy Srivatsan
Publisher : Springer
Page : 86 pages
File Size : 45,7 Mb
Release : 2015-03-10
Category : Technology & Engineering
ISBN : 9783319108193

Get Book

On-Chip Electro-Static Discharge (ESD) Protection for Radio-Frequency Integrated Circuits by Qiang Cui,Juin J. Liou,Jean-Jacques Hajjar,Javier Salcedo,Yuanzhong Zhou,Parthasarathy Srivatsan Pdf

This book enables readers to design effective ESD protection solutions for all mainstream RF fabrication processes (GaAs pHEMT, SiGe HBT, CMOS). The new techniques introduced by the authors have much higher protection levels and much lower parasitic effects than those of existing ESD protection devices. The authors describe in detail the ESD phenomenon, as well as ESD protection fundamentals, standards, test equipment, and basic design strategies. Readers will benefit from realistic case studies of ESD protection for RFICs and will learn to increase significantly modern RFICs’ ESD safety level, while maximizing RF performance.

Basic ESD and I/O Design

Sanjay Dabral,Timothy Maloney
Basic ESD and I O Design Book PDF

Author : Sanjay Dabral,Timothy Maloney
Publisher : Wiley-Interscience
Page : 328 pages
File Size : 53,5 Mb
Release : 1998
Category : Computers
ISBN : UOM:39015045974170

Get Book

Basic ESD and I/O Design by Sanjay Dabral,Timothy Maloney Pdf

This volume presents an integrated treatment of ESD, I/O, and process parameter interactions that both I/O designers and process designers can use. It examines key factors in I/O and ESD design and testing, and helps the reader consider ESD and reliability issues up front when making I/O choices. Emphasizing clarity and simplicity, this book focuses on design principles that can be applied widely as this dynamic field continues to evolve.

Nanowire Field Effect Transistors: Principles and Applications

Dae Mann Kim,Yoon-Ha Jeong
Nanowire Field Effect Transistors Principles and Applications Book PDF

Author : Dae Mann Kim,Yoon-Ha Jeong
Publisher : Springer Science & Business Media
Page : 292 pages
File Size : 42,8 Mb
Release : 2013-10-23
Category : Technology & Engineering
ISBN : 9781461481249

Get Book

Nanowire Field Effect Transistors: Principles and Applications by Dae Mann Kim,Yoon-Ha Jeong Pdf

“Nanowire Field Effect Transistor: Basic Principles and Applications” places an emphasis on the application aspects of nanowire field effect transistors (NWFET). Device physics and electronics are discussed in a compact manner, together with the p-n junction diode and MOSFET, the former as an essential element in NWFET and the latter as a general background of the FET. During this discussion, the photo-diode, solar cell, LED, LD, DRAM, flash EEPROM and sensors are highlighted to pave the way for similar applications of NWFET. Modeling is discussed in close analogy and comparison with MOSFETs. Contributors focus on processing, electrostatic discharge (ESD) and application of NWFET. This includes coverage of solar and memory cells, biological and chemical sensors, displays and atomic scale light emitting diodes. Appropriate for scientists and engineers interested in acquiring a working knowledge of NWFET as well as graduate students specializing in this subject.

Nano-CMOS Circuit and Physical Design

Ban Wong,Anurag Mittal,Yu Cao,Greg W. Starr
Nano CMOS Circuit and Physical Design Book PDF

Author : Ban Wong,Anurag Mittal,Yu Cao,Greg W. Starr
Publisher : John Wiley & Sons
Page : 413 pages
File Size : 40,9 Mb
Release : 2005-04-08
Category : Technology & Engineering
ISBN : 9780471678861

Get Book

Nano-CMOS Circuit and Physical Design by Ban Wong,Anurag Mittal,Yu Cao,Greg W. Starr Pdf

Based on the authors' expansive collection of notes taken over the years, Nano-CMOS Circuit and Physical Design bridges the gap between physical and circuit design and fabrication processing, manufacturability, and yield. This innovative book covers: process technology, including sub-wavelength optical lithography; impact of process scaling on circuit and physical implementation and low power with leaky transistors; and DFM, yield, and the impact of physical implementation.

ESD Design for Analog Circuits

Vladislav A. Vashchenko,Andrei Shibkov
ESD Design for Analog Circuits Book PDF

Author : Vladislav A. Vashchenko,Andrei Shibkov
Publisher : Springer
Page : 459 pages
File Size : 45,5 Mb
Release : 2010-08-11
Category : Technology & Engineering
ISBN : 1441965645

Get Book

ESD Design for Analog Circuits by Vladislav A. Vashchenko,Andrei Shibkov Pdf

This Book and Simulation Software Bundle Project Dear Reader, this book project brings to you a unique study tool for ESD protection solutions used in analog-integrated circuit (IC) design. Quick-start learning is combined with in-depth understanding for the whole spectrum of cro- disciplinary knowledge required to excel in the ESD ?eld. The chapters cover technical material from elementary semiconductor structure and device levels up to complex analog circuit design examples and case studies. The book project provides two different options for learning the material. The printed material can be studied as any regular technical textbook. At the same time, another option adds parallel exercise using the trial version of a complementary commercial simulation tool with prepared simulation examples. Combination of the textbook material with numerical simulation experience presents a unique opportunity to gain a level of expertise that is hard to achieve otherwise. The book is bundled with simpli?ed trial version of commercial mixed- TM mode simulation software from Angstrom Design Automation. The DECIMM (Device Circuit Mixed-Mode) simulator tool and complementary to the book s- ulation examples can be downloaded from www.analogesd.com. The simulation examples prepared by the authors support the speci?c examples discussed across the book chapters. A key idea behind this project is to provide an opportunity to not only study the book material but also gain a much deeper understanding of the subject by direct experience through practical simulation examples.

Integrated Circuit and System Design

Enrico Macii,Vassilis Paliouras,Odysseas Koufopavlou
Integrated Circuit and System Design Book PDF

Author : Enrico Macii,Vassilis Paliouras,Odysseas Koufopavlou
Publisher : Springer
Page : 916 pages
File Size : 41,7 Mb
Release : 2004-08-24
Category : Technology & Engineering
ISBN : 9783540302056

Get Book

Integrated Circuit and System Design by Enrico Macii,Vassilis Paliouras,Odysseas Koufopavlou Pdf

WelcometotheproceedingsofPATMOS2004,thefourteenthinaseriesofint- national workshops. PATMOS 2004 was organized by the University of Patras with technical co-sponsorship from the IEEE Circuits and Systems Society. Over the years, the PATMOS meeting has evolved into an important - ropean event, where industry and academia meet to discuss power and timing aspects in modern integrated circuit and system design. PATMOS provides a forum for researchers to discuss and investigate the emerging challenges in - sign methodologies and tools required to develop the upcoming generations of integrated circuits and systems. We realized this vision this year by providing a technical program that contained state-of-the-art technical contributions, a keynote speech, three invited talks and two embedded tutorials. The technical program focused on timing, performance and power consumption, as well as architectural aspects, with particular emphasis on modelling, design, charac- rization, analysis and optimization in the nanometer era. This year a record 152 contributions were received to be considered for p- sible presentation at PATMOS. Despite the choice for an intense three-day m- ting, only 51 lecture papers and 34 poster papers could be accommodated in the single-track technical program. The Technical Program Committee, with the - sistance of additional expert reviewers, selected the 85 papers to be presented at PATMOS and organized them into 13 technical sessions. As was the case with the PATMOS workshops, the review process was anonymous, full papers were required, and several reviews were received per manuscript.